Table of Contents
International Journal of Microwave Science and Technology
Volume 2013, Article ID 275289, 5 pages
http://dx.doi.org/10.1155/2013/275289
Research Article

Systematic Design Methodology of a Wideband Multibit Continuous-Time Delta-Sigma Modulator

1Graduate School of Information Science and Electrical Engineering, Kyushu University, 744 Motooka, Fukuoka 819-0315, Japan
2E-JUST Center Kyushu University, 744 Motooka, Fukuoka 819-0315, Japan

Received 14 November 2012; Accepted 5 February 2013

Academic Editor: Ahmed Allam

Copyright © 2013 Awinash Anand et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Ortmanns and F. Gerfers, Continuous-Time Sigma-Delta A/D Conversion, Fundamentals, Performance Limits and Robust Implementations, Springer, Berlin, Germany, 2006.
  2. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High Speed A/D Conversion Theory, Practice and Fundamental Performance Limits, Kluwer Academic, New York, NY, USA, 2002.
  3. S. Balagopal, R. M. R. Koppula, and V. Saxena, “Systematic design of multi-bit continuous-time delta-sigma modulators using two-step quantizer,” in Proceedings of the IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS '11), pp. 1–4, August 2011.
  4. Y. Ke, S. Radiom, H. R. Rezaee, G. Vandenbosch, J. Craninckx, and G. Gielen, “Optimal design methodology for high-order continuous-time wideband Delta-Sigma converters,” in Proceedings of the 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07), pp. 743–746, Marrakech, Morocco, December 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. R. Schreier and G. Temes, Understanding Delta-Sigma Data Converters, IEEE Press, Piscataway, NJ, USA, 2005.
  6. S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, “A power optimized continuous-time ΔΣ ADC for audio applications,” IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 351–360, 2008. View at Publisher · View at Google Scholar · View at Scopus
  7. S. Pavan, “Excess loop delay compensation in continuous-time delta-sigma modulators,” IEEE Transactions on Circuits and Systems II, vol. 55, no. 11, pp. 1119–1123, 2008. View at Publisher · View at Google Scholar · View at Scopus
  8. J. A. Cherry and W. M. Snelgrove, “Clock jitter and quantizer metastability in continuous-time delta-sigma modulators,” IEEE Transactions on Circuits and Systems II, vol. 46, no. 6, pp. 661–676, 1999. View at Publisher · View at Google Scholar · View at Scopus
  9. W. Lee, A novel higher-order interpolative modulator topology for high resolution oversampling A/D converters [M.S. thesis], Massachusetts Institute of Technology, Cambridge, Mass, USA, 1987.
  10. R. Schreier, “The Delta-Sigma Toolbox Version 7. 1,” http://www.mathworks.com/matlabcentral/fileexchange/19.
  11. M. J. Park, A 4th order continuous-time ΔΣ ADC with VCO-based integrator and quantizer [Ph.D. thesis], Massachusetts Institute of Technology, Cambridge, Mass, USA, 2009.