An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Figure 10

Chip micrographs; (a) proposed VCO and (b) proposed PLL.

(a)

(b)