An Inductorless Cascaded Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS

Table 2

Dividers ratio in Figure 5.

𝑁1	𝑁2	𝑁3	𝑁4
32	24, 36	1, 8	4, 8