Diophantine Frequency Synthesizer Design for Timekeeping Systems

Figure 1

A two-PLL DFS scheme.