Diophantine Frequency Synthesizer Design for Timekeeping Systems

Figure 2

A simple two-PLL DFS scheme.