Figure 6: FPGA implementation of the solution proposed in [22], Chapter 5. ,1.