Research Article

An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 13

Architecture evaluation flow.
180216.fig.014