Research Article

An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture

Figure 9

VGLC-HeteroMap.
180216.fig.009