Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation

Table 3

Comparison between array implementations for IDCT design targeting an XC4VLX40 FPGA.

Array impl.	Flip-flops	Slices	Logic usage (%)
registers	1,687	6,213	34
memory	663	2,724	15