736203.fig.011
Figure 11: Delay against various EBs positions for multiple EB types FPGA, as defined in Figure 6.