International Journal of Reconfigurable Computing / 2008 / Article / Fig 5

Research Article

The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Figure 5

Different pin positions in EB.
(a) CLBs connect to one side of EB with highest I/O denisty
(b) CLBs connect to two sides of EB
(c) CLBs connect to three sides of EB
(d) CLBs connect to four sides of EB with lowest I/O denisty

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.