Research Article

The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Figure 7

Design flow of exploration using VPH.
736203.fig.007