Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2008
/
Article
/
Tab 2
/
Research Article
The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units
Table 2
Amount of FPU, CLB, and also BRAM used in each benchmark circuit.
Benchmarks
bgm
dscg
bfly
ode
mm3
fir4
No. of CLB
6433
649
884
430
876
282
No. of FPU
7
8
8
8
8
8
No. of BRAM
18
22
40
25
12
12