Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2008, Article ID 902653, 10 pages
http://dx.doi.org/10.1155/2008/902653
Research Article

SystemC Transaction-Level Modeling of an MPSoC Platform Based on an Open Source ISS by Using Interprocess Communication

UMR CNRS 5158, University of Burgundy, 9 Avenue Alain Savary B.P: 47870, 21078 Dijon Cedex, France

Received 29 February 2008; Revised 20 May 2008; Accepted 18 August 2008

Academic Editor: Michael Hubner

Copyright © 2008 Sami Boukhechem and El-Bay Bourennane. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. P. G. Paulin, C. Pilkington, M. Langevin et al., “Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 7, pp. 667–680, 2006. View at Publisher · View at Google Scholar
  2. A. A. Jerraya, A. Bouchhima, and F. Pétrot, “Programming models and HW-SW interfaces abstraction for multi-processor SoC,” in Proceedings of the 43rd Annual Conference on Design Automation (DAC '06), pp. 280–285, San Francisco, Calif, USA, July 2006. View at Publisher · View at Google Scholar
  3. K. Hines and G. Borriello, “Dynamic communication models in embedded system co-simulation,” in Proceedings of the 34th Design Automation Conference (DAC '97), pp. 395–400, Anaheim, Calif, USA, June 1997.
  4. I. Petkov, P. Amblard, M. Hristov, and A. Jerraya, “Systematic design flow for fast hardware/software prototype generation from bus functional model for MPSoC,” in Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping (RSP '05), pp. 218–224, Montreal, Canada, June 2005. View at Publisher · View at Google Scholar
  5. J. Jung, S. Yoo, and K. Choi, “Performance improvement of multi-processor systems cosimulation based on SW analysis,” in Proceedings of the Conference on Design, Automation and Test in Europe (DATE '01), pp. 749–753, Munich, Germany, March 2001. View at Publisher · View at Google Scholar
  6. Coware.Inc., N2C3, http://www.coware.com/#cowareN2C.html.
  7. Seamless, CVE, 2005, http://www.mentor.com/seamless.
  8. Open SystemC Initiative, SystemC Version 2.0, Users Guide, 2001, http://www.systemc.org/.
  9. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino, “Legacy SystemC co-simulation of multi-processor systems-on-chip,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '02), pp. 494–499, Freiburg, Germany, September 2002. View at Publisher · View at Google Scholar
  10. L. Benini, D. Bertozzi, A. Bogliolo, F. Menichelli, and M. Olivieri, “MPARM: exploring the multi-processor SoC design space with systemC,” The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 41, no. 2, pp. 169–182, 2005. View at Publisher · View at Google Scholar
  11. W. R. Stevens, UNIX Network Programming, Volume 2: Interprocess Communications, Prentice-Hall, Upper Saddle River, NJ, USA, 2nd edition, 1998.
  12. N. Saint-Jean, G. Sassatelli, P. Benoit, L. Torres, and M. Robert, “HS-scale: a hardware-software scalable MP-SOC architecture for embedded systems,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07), pp. 21–28, Porto Alegre, Brazil, March 2007. View at Publisher · View at Google Scholar
  13. OpenCores, http://www.opencores.org/projects/or1k.
  14. L. Gai and D. Gajski, “Transaction level modeling: an overview,” in Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03), pp. 19–24, Newport Beach, Calif, USA, October 2003.
  15. A. Samahi and E.-B. Bourennane, “Automated integration and communication synthesis of reconfigurable MPSoC platform,” in Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems (AHS '07), pp. 379–385, Edinburgh, UK, August 2007. View at Publisher · View at Google Scholar
  16. M. B. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski, “Stream-oriented FPGA computing in the Streams-C high level language,” in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00), pp. 49–56, Napa Valley, Calif, USA, April 2000. View at Publisher · View at Google Scholar
  17. Coware, http://www.coware.com/.
  18. Cadence, http://www.cadence.com/.
  19. W. R. Stevens, B. Fenner, and A. M. Rudoff, Unix Network Programming, Volume 1: The Sockets Networking API, Addison Wesley, Reading, Mass, USA, 3rd edition, 2003.
  20. Silicore, http://www.pldworld.com/_hdl/2/_ip/-silicore.net/wishbone.htm.
  21. NetBSD, http://www.netbsd.org/.
  22. RTEMS, http://www.rtems.com/RTEMS.
  23. eCos, http://ecos.sourceware.org/.
  24. uClinux, http://www.uclinux.org/.
  25. OpenCores, http://pkgsrc.se/emulators/or1ksim.