Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

<table>Organization of the partial products of large size signed
multiplier.</table>

International Journal of Reconfigurable Computing

Figure 1: Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs 