Research Article

Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

Figure 12

Result comparison for special cases.
145130.fig.012a
(a) Delay
145130.fig.012b
(b) Number of ALUTs used
145130.fig.012c
(c) Number of DSP elements used