Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs

<table>The segmented partial products of a <svg height="11.2625" id="M149" style="vertical-align:-0.3135pt" version="1.1" viewbox="0 0 63.962502 11.2625" width="63.962502" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,11.2625)">
<g transform="translate(72,-62.99)">
<text transform="matrix(1,0,0,-1,-71.95,63.35)">
<tspan style="font-size: 12.50px; " x="0" y="0">2</tspan>
<tspan style="font-size: 12.50px; " x="6.2515001" y="0">5</tspan>
<tspan style="font-size: 12.50px; " x="12.503" y="0">6</tspan>
<tspan style="font-size: 12.50px; " x="21.530167" y="0">×</tspan>
<tspan style="font-size: 12.50px; " x="32.307751" y="0">2</tspan>
<tspan style="font-size: 12.50px; " x="38.559254" y="0">5</tspan>
<tspan style="font-size: 12.50px; " x="44.810753" y="0">6</tspan>
</text>
</g>
</g>
</svg>-bit
multiplier.</table>

International Journal of Reconfigurable Computing

fig8

Figure 8

Figure 8: Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs 