Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009, Article ID 219140, 9 pages
http://dx.doi.org/10.1155/2009/219140
Research Article

Pipeline FFT Architectures Optimized for FPGAs

1Department of Electronic Engineering, Tsinghua University, Beijing 100084, China
2Department of Electrical and Computer Engineering, George Mason University, 4400 University Drive, Fairfax, VA 22030, USA

Received 28 February 2009; Accepted 23 June 2009

Academic Editor: Cesar Torres

Copyright © 2009 Bin Zhou et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Citations to this Article [28 citations]

The following is the list of published articles that have cited the current article.

  • Frank Meinl, Eugen Schubert, Martin Kunert, and Holger Blume, “Realtime FPGA-based processing unit for a high-resolution automotive MIMO radar platform,” 2015 European Radar Conference (EuRAD), pp. 213–216, . View at Publisher · View at Google Scholar
  • Archna Rani, Ram Mohan Verma, and Saurabh Jaiswal, “FPGA implementation of Hilbert transform via radix-22 pipelined FFT processor,” 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT), pp. 1–4, . View at Publisher · View at Google Scholar
  • Benjamin Shokry, Mohamed Dessouky, Mona Safar, and M. Watheq El-Kharashi, “A dynamically configurable-radix pipelined FFT algorithm for real time applications,” 2017 12th International Conference on Computer Engineering and Systems (ICCES), pp. 402–407, . View at Publisher · View at Google Scholar
  • Tushar V. More, and Ashish R. Panat, “FPGA implementation of FFT processor using vedic algorithm,” 2013 IEEE International Conference on Computational Intelligence and Computing Research, pp. 1–5, . View at Publisher · View at Google Scholar
  • Hung-Yu Wang, Jhong-Jhou Wu, Chun-Wei Chiu, and Yu-Hsuan Lai, “A Modified Pipeline FFT Architecture,” 2010 International Conference on Electrical and Control Engineering, pp. 4611–4614, . View at Publisher · View at Google Scholar
  • Marwan A. Jaber, Daniel Massicotte, and Youssef Achouri, “A higher radix FFT FPGA implementation suitable for OFDM systems,” 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pp. 744–747, . View at Publisher · View at Google Scholar
  • Jameel Ahmad, Waseem Iqbal, and Muhammad Asim Butt, “Implementation and performance evaluation of three reconfigurable FFT cores for application in software defined radio system,” 2017 International Conference on Electrical Engineering (ICEE), pp. 1–6, . View at Publisher · View at Google Scholar
  • S M Supriya, Renitha Rajeev, and B. Pawankumar, “Design and implementation of 4096 point FFT for satellite communication,” 2017 International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), pp. 1–5, . View at Publisher · View at Google Scholar
  • Mokhtar Aboelaze, “An FPGA based low power multiplier for FFT in OFDM systems using precomputations,” 2013 International Conference on ICT Convergence (ICTC), pp. 24–29, . View at Publisher · View at Google Scholar
  • Thomas Olsson, Anders Carlsson, Leif Wilhelmsson, Johan Eker, Carl von Platen, and Isael Diaz, “A reconfigurable OFDM inner receiver implemented in the CAL dataflow language,” Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp. 2904–2907, . View at Publisher · View at Google Scholar
  • Imran Ali Qureshi, Fahad Qureshi, Ghulam Muhammad Shaikh, Imran Ali Qureshi, Fahad Qureshi, and Ghulam Muhammad Shaikh, “Efficient FPGA-mapping of 1024 point FFT Pipeline SDF Processor,” 2014 Sixth International Symposium on Parallel Architectures, Algorithms and Programming, pp. 29–34, . View at Publisher · View at Google Scholar
  • Hiroki Nakahara, Hiroyuki Nakanishi, and Kazumasa Iwai, “An AWF digital spectrometer for a radio telescope,” 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14), pp. 1–6, . View at Publisher · View at Google Scholar
  • Suresh, and Shunmuganathan, “Efficient resource sharing architecture for multistandard communication system,” VLSI Design, vol. 2011, 2011. View at Publisher · View at Google Scholar
  • Shingo Yoshizawa, and Yoshikazu Miyanaga, “Design of Area- and Power-Efficient Pipeline FFT Processors for 8x8 MIMO-OFDM Systems,” Ieice Transactions On Fundamentals Of Electronics Communications And Comput, vol. E95A, no. 2, pp. 550–558, 2012. View at Publisher · View at Google Scholar
  • Yousri Ouerhani, Maher Jridi, and Ayman Alfalou, “Area-Delay Efficient Fft Architecture Using Parallel Processing And New Memory Sharing Technique,” Journal Of Circuits Systems And Computers, vol. 21, no. 6, 2012. View at Publisher · View at Google Scholar
  • Hiroki Nakahara, Hiroyuki Nakanishi, and Tsutomu Sasao, “On a Wideband Fast Fourier Transform Using Piecewise Linear Approximations: Application to a Radio Telescope Spectrometer,” Algorithms and Architectures for Parallel Processing, vol. 7439, pp. 202–217, 2012. View at Publisher · View at Google Scholar
  • Dongpei Liu, Hengzhu Liu, Jianfeng Zhang, Botao Zhang, and Li Zhou, “VLSI design of a hardware efficient FFT processor,” Lecture Notes in Electrical Engineering, vol. 164, no. 1, pp. 61–70, 2012. View at Publisher · View at Google Scholar
  • Ricardo Finger, Patricio Mena, Nicolas Reyes, Rafael Rodriguez, and Leonardo Bronfman, “A Calibrated Digital Sideband Separating Spectrometer for Radio Astronomy Applications,” Publications Of The Astronomical Society Of The Pacific, vol. 125, no. 925, pp. 263–269, 2013. View at Publisher · View at Google Scholar
  • Shih-An Li, Ching-Yi Chen, and Ching-Han Chen, “Design of a shift-and-add based hardware accelerator for color space conversion,” Journal of Real-Time Image Processing, 2013. View at Publisher · View at Google Scholar
  • M. Arioua, and M. M. Hassani, “A Low Multiplicative Complexity of Proposed FFT/IFFTs Design Applied for OFDM-Based Wireless Communication Systems,” Journal of Advances in Computer Networks, vol. 2, no. 1, pp. 24–27, 2014. View at Publisher · View at Google Scholar
  • Gokhan Polat, Sitki Ozturk, and Mehmet Yakut, “Design and Implementation of 256-Point Radix-4 100 Gbit/s FFT Algorithm into FPGA for High-Speed Applications,” ETRI Journal, vol. 37, no. 4, pp. 667–676, 2015. View at Publisher · View at Google Scholar
  • Mehdi Ayat, Hossein Hardani, Sattar Mirzakuchaki, and Farzan Haddadi, “Design and implementation of high throughput FPGA-based DVB-T system,” Computers & Electrical Engineering, vol. 51, pp. 43–57, 2016. View at Publisher · View at Google Scholar
  • Anatolij Sergiyenko, and Anastasia Serhienko, “Modules for Pipelined Mixed Radix FFT Processors,” International Journal of Reconfigurable Computing, vol. 2016, pp. 1–7, 2016. View at Publisher · View at Google Scholar
  • Mario Garrido, Rikard Andersson, Fahad Qureshi, and Oscar Gustafsson, “Multiplierless Unity-Gain SDF FFTs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1–5, 2016. View at Publisher · View at Google Scholar
  • Carl Ingemarsson, Petter Kallstrom, Fahad Qureshi, and Oscar Gustafsson, “Efficient FPGA Mapping of Pipeline SDF FFT Cores,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 9, pp. 2486–2497, 2017. View at Publisher · View at Google Scholar
  • Ngoc-Hung Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, and Jong-Myon Kim, “An FPGA-Based Implementation of a Pipelined FFT Processor for High-Speed Signal Processing Applications,” Applied Reconfigurable Computing, vol. 10216, pp. 81–89, 2017. View at Publisher · View at Google Scholar
  • Carl Ingemarsson, and Oscar Gustafsson, “SFF—The Single-Stream FPGA-Optimized Feedforward FFT Hardware Architecture,” Journal of Signal Processing Systems, 2018. View at Publisher · View at Google Scholar
  • Ngoc Hung Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, and Jong-Myon Kim, “A High-Performance, Resource-Efficient, Reconfigurable Parallel-Pipelined FFT Processor for FPGA Platforms,” Microprocessors and Microsystems, 2018. View at Publisher · View at Google Scholar