Journals
Publish with us
Publishing partnerships
About us
Blog

International Journal of Reconfigurable Computing

For authors For reviewers For editors Table of Contents

International Journal of Reconfigurable Computing/
2009/
Article/
Fig 11 /

Research Article

Pipeline FFT Architectures Optimized for FPGAs

Figure 11

Balanced stages rounding.

219140.fig.0011

About Us
Contact us
Partnerships
Blog

Journals
Article Processing Charges
Print editions

Authors
Editors
Reviewers
Partnerships

Hindawi XML Corpus
Open Archives Initiative
Fraud prevention

Follow us:

Terms of Service

Responsible Disclosure Policy

Modern slavery statement

Cookie Preferences