International Journal of Reconfigurable Computing / 2009 / Article / Fig 7

Research Article

Pipeline FFT Architectures Optimized for FPGAs

Figure 7

The pipelined complex multiplier.
219140.fig.007

We are committed to sharing findings related to COVID-19 as quickly as possible. We will be providing unlimited waivers of publication charges for accepted research articles as well as case reports and case series related to COVID-19. Review articles are excluded from this waiver policy. Sign up here as a reviewer to help fast-track new submissions.