Research Article

Pipeline FFT Architectures Optimized for FPGAs

Figure 7

The pipelined complex multiplier.
219140.fig.007