Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 395018, 11 pages
http://dx.doi.org/10.1155/2009/395018
Research Article

A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip

1FGAN-FOM, Research Institute for Optronics and Pattern Recognition, 76275 Ettlingen, Germany
2Fakultät für Elektrotechnik und Informationstechnik, Universität Karlsruhe, Institut für Technik der Informationsverarbeitung (ITIV), 76131 Karlsruhe, Germany

Received 19 December 2008; Accepted 12 May 2009

Academic Editor: Gilles Sassatelli

Copyright © 2009 Diana Göhringer et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. Gary, “The Power of Parallelism,” IEEE Computer World, November 2001, http://www.computerworld.com/.
  2. T. Vogt and N. Wehn, “A reconfigurable application specific instruction set processor for viterbi and log-MAP decoding,” in Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS '06), pp. 142–147, Banff, Canada, October 2006. View at Publisher · View at Google Scholar
  3. L. Bauer, M. Shaflque, and J. Henkel, “A computation- and communication-infrastructure for modular special instructions in a dynamically reconfigurable processor,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 203–208, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar
  4. C. Bobda, T. Haller, F. Mühlbauer, D. Rech, and S. Jung, “Design of adaptive multiprocessor on chip systems,” in Proceedings of the 20th Symposium on Integrated Circuits and System Design (SBCCI '07), pp. 177–183, Rio de Janeiro, Brazil, September 2007. View at Publisher · View at Google Scholar
  5. C. Claus, W. Stechele, and A. Herkersdorf, “Autovision—a run-time reconfigurable MPSoC architecture for future driver assistance systems,” Information Technology Journal, vol. 49, no. 3, pp. 181–187, 2007. View at Google Scholar
  6. D. Göhringer, M. Hübner, V. Schatz, and J. Becker, “Runtime adaptive multi-processor system-on-chip: RAMPSoC,” in Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium (IPDPS '08), Miami, Fla, USA, April 2008. View at Publisher · View at Google Scholar
  7. M. J. Flynn, “Very high-speed computing systems,” Proceedings of the IEEE, vol. 54, no. 12, pp. 1901–1909, 1966. View at Google Scholar
  8. “Cray XD1 Datasheet,” http://www.cray.com/.
  9. E. Sanchez, M. Sipper, J.-O. Haenni, J.-L. Beuchat, A. Stauffer, and A. Perez-Uribe, “Static and dynamic configurable systems,” IEEE Transactions on Computers, vol. 48, no. 6, pp. 556–564, 1999. View at Google Scholar
  10. I. Page, “Reconfigurable processor architectures,” Microprocessors & Microsystems, vol. 20, pp. 185–196, 1996. View at Google Scholar
  11. R. Hartenstein, “A decade of reconfigurable computing: a visionary retrospective,” in Proceedings of Design, Automation and Test in Europe (DATE '01), pp. 642–649, Munich, Germany, March 2001.
  12. M. Sima, S. Vassiliadis, S. D. Cotofana, J. T. J. van Eijndhoven, and K. A. Vissers, “Field-programmable custom computing machines—a taxonomy,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '02), pp. 79–88, Montpellier, France, September 2002.
  13. B. Radunovic and V. Milutinovic, “A survey of reconfigurable computing architectures,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '98), pp. 376–385, Tallin, Estonia, 1998.
  14. “Xilinx PowerPC Processor Reference Guide,” http://www.xilinx.com/.
  15. “Xilinx MicroBlaze Reference Guide,” http://www.xilinx.com/.
  16. J. Gaisler, “The LEON Processor User's Manual,” http://www.gaisler.com/.
  17. A. Spector and D. Gifford, “The space shuttle primary computer system,” Communications of the ACM, vol. 27, no. 9, pp. 872–900, 1984. View at Google Scholar
  18. A. Halaas, B. Svingen, M. Nedland, P. Saetrom, O. Snove Jr., and O. R. Birkeland, “A recursive MISD architecture for pattern matching,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 7, pp. 727–734, 2004. View at Publisher · View at Google Scholar
  19. R. L. Rosas, A. de Luca, and F. B. Santillan, “SIMD architecture for image segmentation using sobel operators implemented in FPGA technology,” in Proceedings of the 2nd International Conference on Electrical and Electronics Engineering ((ICEEE '05), pp. 77–80, September 2005. View at Publisher · View at Google Scholar
  20. P. Bonnot, F. Lemonnier, G. Edelin, G. Gaillat, O. Ruch, and P. Gauget, “Definition and SIMD implementation of a multi-processing architecture approach on FPGA,” in Proceedings of Design, Automation and Test in Europe (DATE '08), pp. 610–615, Munich, Germany, March 2008. View at Publisher · View at Google Scholar
  21. NEC Electronics Europe, “IMAPCAR—the solution to automotive embedded image processing,” http://www.eu.necel.com/.
  22. “NEC SX-6 Series,” http://www.nec.co.jp/press/en/0110/0301.html.
  23. “ASCI-Red,” http://www.sandia.gov/ASCI/Red.
  24. “Intel Itanium Processor 9100 Series Product Brief,” http://www.intel.com/.
  25. D. Pham, S. Asano, M. Bolliger et al., “The design and implementation of a first-generation CELL processor,” in Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '05), vol. 48, pp. 184–592, San Francisco, Calif, USA, February 2005.
  26. F. Barat, R. Lauwereins, and G. Deconinck, “Reconfigurable instruction set processors from a hardware/software perspective,” IEEE Transactions on Software Engineering, vol. 28, no. 9, pp. 847–862, 2002. View at Publisher · View at Google Scholar
  27. A. Lodi, L. Ciccarelli, C. Mucci, R. Giansante, and A. Cappelli, “An embedded reconfigurable datapath for SoC,” in Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05), pp. 303–304, Napa Valley, Calif, USA, April 2005. View at Publisher · View at Google Scholar
  28. M. Shelburne, C. Patterson, P. Athanas, M. Jones, B. Martin, and R. Fong, “Metawire: using FPGA configuration circuitry to emulate a network-on-chip,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 257–262, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar
  29. O. Sander, L. Braun, and J. Becker, “An exploitation of data reallocation by performing internal FPGA self-reconfiguration mechanisms,” in Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications (ARC '08), pp. 312–317, London, UK, March 2008.
  30. L. Braun, D. Göhringer, T. Perschke, V. Schatz, M. Hübner, and J. Becker, “Adaptive real time image processing exploiting two dimensional reconfigurable architecture,” Journal of Real-Time Image Processing, Springer, vol. 4, no. 2, pp. 109–125, 2009. View at Google Scholar
  31. L. T. Smit, G. K. Rauwerda, A. Molderink, P. T. Wolkotte, and G. J. M. Smit, “Implementation of a 2-D 8×8 IDCT on the reconfigurable Montium core,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '07), pp. 562–566, Amsterdam, The Netherlands, August 2007. View at Publisher · View at Google Scholar
  32. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. Chaves Filho, “MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications,” IEEE Transactions on Computers, vol. 49, no. 5, pp. 465–481, 2000. View at Publisher · View at Google Scholar
  33. A. Deledda, C. Mucci, A. Vitkovski et al., “Design of a HW/SW communication infrastructure for a heterogeneous reconfigurable processor,” in Proceedings of Design, Automation and Test in Europe (DATE '08), pp. 1352–1357, Munich, Germany, March 2008. View at Publisher · View at Google Scholar
  34. J. Becker, “Configurable systems-on-chip: commercial and academic approaches,” in Proceedings of the IEEE 9th International Conference on Electronics, Circuits and Systems (ICECS '02), vol. 2, pp. 809–812, September 2002, Dubrovnik, Croatia.
  35. H. Fatemi, B. Mesman, H. Corporaal, T. Basten, and R. Kleihorst, “RC-SIMD: reconfigurable communication SIMD architecture for image processing applications,” Journal of Embedded Computing, vol. 2, no. 2, pp. 167–179, 2006. View at Google Scholar
  36. M. Wan, H. Zhang, V. George et al., “Design methodology of a low-energy reconfigurable single-chip DSP system,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 28, no. 1-2, pp. 47–61, 2001. View at Publisher · View at Google Scholar
  37. K. Paulsson, M. Hübner, H. Zou, and J. Becker, “Realization of real-time control flow oriented automotive applications on a soft-core multiprocessor system based on Xilinx Virtex-II FPGAs,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC '05), pp. 103–110, Algarve, Portugal, February 2005.
  38. A. Cappelli, A. Lodi, C. Mucci, M. Toma, and F. Campi, “A dataflow control unit for C-to-configurable pipelines compilation flow,” in Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04), pp. 332–333, Napa Valley, Calif, USA, April 2004.
  39. M. Berekovic, A. Kanstein, and B. Mei, “Mapping MPEG video decoders on the ADRES reconfigurable array processor for next generation multi-mode mobile terminals,” in Proceedings of the Global Signal Processing Conferences & Expos for the Industry: TV to Mobile (GSPX '06), Amsterdam, The Netherlands, March 2006.
  40. J. M. Wirthlin and B. L. Hutchings, “Improving functional density using runtime circuit reconfiguration,” IEEE Transactions on VLSI, vol. 6, no. 2, pp. 247–256, 1998. View at Google Scholar
  41. P. Benoit, G. Sassatelli, L. Torres, D. Demigny, M. Robert, and G. Cambon, “Metrics for digital signal processing architectures characterization: remanence and scalability,” vol. 3133 of Lecture Notes in Computer Science, pp. 128–137, 2004.
  42. D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and Design of Embedded Systems, Prentice-Hall, Englewood Cliffs, NJ, USA, 1994.
  43. D. Göhringer, M. Hübner, T. Perschke, and J. Becker, “New dimensions for multiprocessor architectures: on demand heterogeneity, infrastructure and performance through reconfigurability: the RAMPSoC approach,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 495–498, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar
  44. L. Benini and G. de Micheli, “Networks on chips: a new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, 2002. View at Publisher · View at Google Scholar
  45. P. T. Wolkotte, G. J. M. Smit, N. Kavaldjiev, J. E. Becker, and J. Becker, “Energy model of networks-on-chip and a bus,” in Proceedings of the International Symposium on System-on-Chip (SoC '05), pp. 82–85, Tampere, Finland, November 2005.