Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 12

Model of an image filter task.
408605.fig.0012