Research Article

High level modeling of Dynamic Reconfigurable FPGAs

Figure 14

Allocation: Level 2.
408605.fig.0014