Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009, Article ID 450607, 22 pages
http://dx.doi.org/10.1155/2009/450607
Research Article

OveRSoC: A Framework for the Exploration of RTOS for RSoC Platforms

1ETIS, CNRS-UMR8051, ENSEA, Université de Cergy-Pontoise, 6 avenue du Ponceau, 95000 Cergy-Pontoise, France
2IETR INSA—UMR 6164 CNRS, CS 14315, 35043 Rennes, France
3CAIRN—IRISA/ENSSAT, 6 rue de kerampont, 22300 Lannion, France

Received 15 March 2009; Revised 19 October 2009; Accepted 20 December 2009

Academic Editor: Lionel Torres

Copyright © 2009 Benoît Miramond et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. O. Diessel and G. Wigley, “Opportunities for operating systems research in reconfigurable computing,” Technical Report ACRC-99-018, Advanced Computing Research Centre, School of Computer and Information Science, University of South Australia, Mawson Lakes, South Australia, 1999. View at Google Scholar
  2. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, “Designing an operating system for a heterogeneous reconfigurable SoC,” in Proceedings of International Parallel and Distributed Processing Symposium (IPDPS '03), p. 7, April 2003. View at Publisher · View at Google Scholar
  3. C. Steiger, H. Walder, and M. Platzner, “Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks,” IEEE Transactions on Computers, vol. 53, no. 11, pp. 1393–1407, 2004. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, and J. Luka, “Dynamic and partial FPGA exploitation,” Proceedings of the IEEE, vol. 95, no. 2, pp. 438–452, 2007. View at Publisher · View at Google Scholar · View at Scopus
  5. B. Miramond and J.-M. Delosme, “Design space exploration for dynamically reconflgurable architectures,” in Proceedings of Design, Automation and Test in Europe (DATE '05), pp. 366–371, Munich, Germany, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. M. Yuan, X. He, and Z. Gu, “Hardware/software partitioning and static task scheduling on runtime reconfigurable FPGAs using a SMT solver,” in Proceedings of the 14th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS '08), pp. 295–304, St. Louis, Mo, USA, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  7. K. Ramamritham and J. A. Stankovic, “Scheduling algorithms and operating systems support for real-time systems,” Proceedings of the IEEE, vol. 82, no. 1, pp. 55–67, 1994. View at Publisher · View at Google Scholar · View at Scopus
  8. G. Wigley and D. Kearney, “The first real operating system for reconfigurable computers,” in Proceedings of Australasian Conference on Computer Systems Architecture (ACSAC '01), pp. 130–137, IEEE Computer Society, 2001.
  9. F. Engel, I. Kuz, S. Petters, and S. Ruocco, “Operating systems on SoCs: a good idea?” in Proceedings of IEEE Embedded Real-Time Systems Implementation Workshop (ERTSI '04), December 2004.
  10. I. Benkhermi, M. E. A. Benkhelifa, D. Chillet, S. Pillement, J.-C. Prevotet, and F. Verdier, “System-level modelling for reconfigurable SoCs,” in Proceedings of the 20th Conference on Design of Circuits and Integrated Systems (DCIS '05), Lisboa, Portugal, November 2005.
  11. K. Bazargan, R. Kastner, and M. Sarrafzadeh, “Fast template placement for reconfigurable computing systems,” IEEE Design and Test of Computers, vol. 17, no. 1, pp. 68–83, 2000. View at Publisher · View at Google Scholar · View at Scopus
  12. A. Kuhn, F. Madlener, and S. Huss, “Resource management for dynamic reconfigurable hardware structures,” in Proceedings of Reconfigurable Communication Centric System-on-Chips (ReCoSoC '06), 2006.
  13. J. C. Van Der Veen, S. P. Fekete, M. Majer et al., “Defragmenting the module layout of a partially reconfigurable device,” in Proceedings of the 5th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '05), pp. 92–101, Las Vegas, Nev, USA, June 2005. View at Scopus
  14. K. Puma and D. Bhatia, “Temporal partitioning and scheduling data flow graphs for re-configurable computers,” IEEE Transactions on Computers, vol. 48, no. 6, pp. 579–590, 1999. View at Publisher · View at Google Scholar
  15. J. Resano, D. Mozos, D. Verkest, F. Catthoor, and S. Vernalde, “Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware,” in Proceedings of the 41st Annual Design Automation Conference (DAC '04), pp. 119–124, San Diego, Calif, USA, 2004. View at Scopus
  16. L. Levinson, R. Manner, M. Sessler, and H. Simmler, “Preemptive multitasking on FPGAs,” in Proceedings of the 8th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00), pp. 301–302, 2000.
  17. H. Simmler, L. Levinson, and R. Männer, “Multitasking on FPGA coprocessors,” in Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing, vol. 1896 of Lecture Notes in Computer Science, pp. 121–130, Springer, Berlin, Germany, 2000. View at Publisher · View at Google Scholar
  18. D. Koch, A. Ahmadinia, C. Bobda, and H. Kalte, “FPGA architecture extensions for preemptive multitasking and hardware defragmentation,” in Proceedings of IEEE International Conference on Field-Programmable Technology (FPT '04), vol. 3203 of Lecture Notes in Computer Science, pp. 433–436, Brisbane, Australia, December 2004. View at Scopus
  19. T. Marescox, A. Bartic, B. Verkest, S. Vernalde, and R. Lauwereins, “Interconnection networks enable fine-grain dynamic multitasking on FPGAs,” in Proceedings of the 12th Field Programmable Logic and Applications Conference, vol. 2438, pp. 795–804, September 2002.
  20. Symbad, “SYMBAD—Formal Verification in SYsteM Level Based Design,” 2002, http://www.setnet.org/Research/SYMBAD.htm.
  21. M. Borgatti, A. Capello, U. Rossi et al., “An integrated design and verification methodology for reconfigurable multimedia systems,” in Proceedings of Design, Automation and Test in Europe (DATE '05), pp. 266–271, Munich, Germany, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  22. P. Hsiung, C. Liao, C. Tseng, S. Lin, Y. Chen, and K. Chiu, “Hardware-software codesign and coverification methodology for dynamically reconfigurable system-on-chips,” in Proceedings of Workshop on Object-Oriented Technology and Applications (OOTA '04), 2004.
  23. Y. Qu, K. Tiensyrjä, and K. Masselos, “System-level modeling of dynamically reconfigurable co-processors,” in Field Programmable Logic and Application, vol. 3203 of Lecture Notes in Computer Science, pp. 881–885, Springer, Berlin, Germany, 2004. View at Publisher · View at Google Scholar
  24. P.-A. Hsiung, C.-H. Huang, and C.-F. Liao, “Perfecto: a systemc-based performance evaluation framework for dynamically partially reconfigurable systems,” in Proceedings of International Conference on Field Programmable Logic and Applications (FPL '06), Lecture Notes in Computer Science, pp. 190–195, Madrid, Spain, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  25. A. Raabe, P. A. Hartmann, and J. K. Anlauf, “ReChannel: describing and simulating reconfigurable hardware in systemC,” ACM Transactions on Design Automation of Electronic Systems, vol. 13, no. 1, pp. 112–120, 2008. View at Publisher · View at Google Scholar · View at Scopus
  26. K. Benkrid, A. Benkrid, and S. Belkacemi, “Efficient FPGA hardware development: a multi-language approach,” Journal of Systems Architecture, vol. 53, no. 4, pp. 184–209, 2007. View at Publisher · View at Google Scholar · View at Scopus
  27. A. Herrholz, F. Oppenheimer, P. A. Hartmann et al., “The ANDRES project: analysis and design of run-time reconfigurable, heterogeneous systems,” in Proceedings of International Conference on Field Programmable Logic and Applications (FPL '07), pp. 396–401, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  28. J. J. Lee and V. J. Mooney III, “Hardware/software partitioning of operating systems: focus on deadlock detection and avoidance,” IEE Proceedings: Computers and Digital Techniques, vol. 152, no. 2, pp. 167–182, 2005. View at Publisher · View at Google Scholar · View at Scopus
  29. G. Smit, E. Schüler, J. Becker, J. Quévremont, and W. Brugger, “Overview of the 4S project,” in Proceedings of International Symposium on System-on-Chip, pp. 70–73, Tampere, Finland, November 2005. View at Scopus
  30. OSCI, “IEEE 1666TM Standard SystemC Language,” http://www.systemc.org/.
  31. E. A. Lee and S. Neuendorffer, “Concurrent models of computation for embedded software,” IEE Proceedings: Computers and Digital Techniques, vol. 152, no. 2, pp. 239–250, 2005. View at Publisher · View at Google Scholar · View at Scopus
  32. K. Keutzer, “System-level design: orthogonalization of concerns and platform-based design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, pp. 1523–1543, 2000. View at Google Scholar · View at Scopus
  33. P. Kohout, B. Ganesh, and B. Jacob, “Hardware support for real-time operating systems,” in Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '03), pp. 45–51, Newport Beach, Calif, USA, October 2003. View at Scopus
  34. P. Gerin, H. Shen, A. Chureau, A. Bouchhima, and A. A. Jerraya, “Flexible and executable hardware/software interface modeling for multiprocessor SoC design using systemC,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '07), pp. 390–395, IEEE Computer Society, Washington, DC, USA, 2007. View at Publisher · View at Google Scholar · View at Scopus
  35. A. Donlin, “Transaction level modeling: flows and use models,” in Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis (CODES+ISSS '04), pp. 75–80, Stockholm, sweden, 2004. View at Scopus
  36. OCP-IP, “Open core protocol international partnership,” http://www.ocpip.org/.
  37. E. Huck, B. Miramond, and F. Verdier, “A modular systemC RTOS model for embedded services explorations,” in Proceedings of Conference on Design and Architectures for Signal and Image Processing (DASIP '07), Grenoble, France, 2007.
  38. B. Miramond, F. Verdier, and M. Aichouch, “DOGME distributed operating system graphical modeling environment,” http://oversoc.ensea.fr/oversoc-graphical-modeling-environment-1.
  39. “Eclipse rich client platform,” http://eclipsercp.org/.
  40. D. Desmet, D. Verkest, and H. De Man, “Operating system based software generation for systems-on-chip,” in Proceedings of Design Automation Conference, pp. 396–401, 2000. View at Scopus
  41. P. Hastono, S. Klaus, and S. A. Huss, “Real-time operating system services for realistic systemc simulation models of embedded systems,” in Proceedings of Forum on Specification and Design Languages (FDL '04), pp. 380–392, Lille, France, September 2004.
  42. H. Posadas, J. A. Adamez, E. Villar, F. Blasco, and F. Escuder, “RTOS modeling in SystemC for real-time embedded SW simulation: a POSIX model,” Design Automation for Embedded Systems, vol. 10, no. 4, pp. 209–227, 2005. View at Publisher · View at Google Scholar · View at Scopus
  43. Z. He, A. Mok, and C. Peng, “Timed RTOS modeling for embedded system design,” in Proceedings of the 11th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS '05), pp. 448–457, San Francisco, Calif, USA, March 2005. View at Scopus
  44. P.-A. Hsiung, C.-H. Huang, and Y.-H. Chen, “Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoC,” Journal of Embedded Computing, vol. 3, no. 1, pp. 53–62, 2009. View at Google Scholar
  45. M. Ullmann, M. Hübner, and J. Becker, “On-demand FPGA run-time system for flexible and dynamical reconfiguration,” International Journal of Engineering Simulation, vol. 1, no. 3-4, pp. 193–204, 2005. View at Google Scholar
  46. F. Verdier, B. Miramond, M. Maillard, E. Huck, and T. Lefebvre, “Using high-level RTOS models for HW/SW embedded architecture exploration: case study on mobile robotic vision,” EURASIP Journal on Embedded Systems, vol. 2008, no. 1, Article ID 349465, 17 pages, 2008. View at Publisher · View at Google Scholar · View at Scopus
  47. J. Labrosse, “MicroC/OS-II: the real-time kernel,” CMP Media, 2002, http://www.micrium.com/page/support/bookstore.
  48. “Altera,” http://www.altera.com/.
  49. Xilinx, “Virtex 5 familly overview,” http://www.xilinx.com/.