A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips

Table 3

FPGA synthesis results.

Module	NPU	Router	Processor	Other
No. of Slices	2496	683	1462	351
% of Slices	14.4	3.9	8.5	2.0