International Journal of Reconfigurable Computing

Research Article

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

Figure 3

DFT Processor: Serial in-Parallel out configuration.
529512.fig.003