International Journal of Reconfigurable Computing

Research Article

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications

Figure 6

Throughput and complex multiplier requirements for the RSA and RADComm implementations.
529512.fig.006a
(a)
529512.fig.006b
(b)