International Journal of Reconfigurable Computing

Research Article

Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs

Case study.

Input: , uniformly distributed
Output:
() while true do
() Get new value of , , and
()
()
()
()
() New value of output:
() end while