Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009, Article ID 789592, 21 pages
http://dx.doi.org/10.1155/2009/789592
Research Article

Analysis and Design of a Context Adaptable SAD/MSE Architecture

1Reconfigurable Computing Group, Utah State University, Old Main Hill, UMC-4120, Logan, UT 84321, USA
2Visual Computing Group, Intel Corporation, 2501, NW 229th Avenue, Hillsboro, OR 97124, USA

Received 7 February 2009; Accepted 27 May 2009

Academic Editor: Miriam Leeser

Copyright © 2009 Arvind Sudarsanam et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. N. S. Kim, T. Austin, D. Blaauw et al., “Leakage current: Moore's law meets static power,” Computer, vol. 36, no. 12, pp. 68–75, 2003. View at Publisher · View at Google Scholar
  2. K.-M. Yang, M.-T. Sun, and L. Wu, “A family of VLSI designs for the motion compensation block-matching algorithm,” IEEE Transactions on Circuits and Systems, vol. 36, no. 10, pp. 1317–1325, 1989. View at Publisher · View at Google Scholar
  3. L. de Vos and M. Stegherr, “Parameterizable VLSI architectures for the full-search block-matching algorithm,” IEEE Transactions on Circuits and Systems, vol. 36, no. 10, pp. 1309–1316, 1989. View at Publisher · View at Google Scholar
  4. T. Komarek and P. Pirsch, “Array architectures for block matching algorithms,” IEEE Transactions on Circuits and Systems, vol. 36, no. 10, pp. 1301–1308, 1989. View at Publisher · View at Google Scholar
  5. C.-M. Ou, C.-F. Le, and W.-J. Hwang, “An efficient VLSI architecture for H.264 variable block size motion estimation,” IEEE Transactions on Consumer Electronics, vol. 51, no. 4, pp. 1291–1299, 2005. View at Publisher · View at Google Scholar
  6. C.-Y. Chen, S.-Y. Chien, Y.-W. Huang, T.-C. Chen, T.-C. Wang, and L.-G. Chen, “Analysis and architecture design of variable block-size motion estimation for H.264/AVC,” IEEE Transactions on Circuits and Systems, vol. 53, no. 3, pp. 578–593, 2006. View at Publisher · View at Google Scholar
  7. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 1, pp. 61–72, 2002. View at Publisher · View at Google Scholar
  8. N. Roma and L. Sousa, “Efficient and configurable full-search block-matching processors,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 12, pp. 1160–1167, 2002. View at Publisher · View at Google Scholar
  9. H. Yee and Y. H. Hu, “A novel modular systolic array architecture for full-search block matching motion estimation,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, no. 5, pp. 407–416, 1995. View at Publisher · View at Google Scholar
  10. Y.-K. Lai and L.-G. Chen, “A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 2, pp. 124–127, 1998. View at Google Scholar
  11. S. Kittitornkun and Y. H. Hu, “Frame-level pipelined motion estimation array processor,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 11, no. 2, pp. 248–251, 2001. View at Publisher · View at Google Scholar
  12. H. Kung and C. Leiserson, in Introduction to VLSI Systems, C. Mead and L. Conway, Eds., Addison-Wesley, Reading, Mass, USA.
  13. R. Verma and A. Akoglu, “A coarse grained reconfigurable architecture for variable block size motion estimation,” in Proceedings of the International Conference on Field Programmable Technology (ICFPT '07), pp. 81–88, December 2007. View at Publisher · View at Google Scholar
  14. M. Porto, L. Agostini, S. Bampi, and A. Susin, “A high throughput and low cost Diamond Search architecture for HDTV motion estimation,” in Proceedings of the IEEE International Conference on Multimedia and Expo (ICME '08), pp. 1033–1036, April 2008. View at Publisher · View at Google Scholar
  15. L. Zhang and W. Gao, “Reusable architecture and complexity-controllable algorithm for the integer/fractional motion estimation of H.264,” IEEE Transactions on Consumer Electronics, vol. 53, no. 2, pp. 749–756, 2007. View at Publisher · View at Google Scholar
  16. M. Byun, M. K. Park, and M. G. Kang, “EDI-based deinterlacing using edge patterns,” in Proceedings of the International Conference on Image Processing (ICIP '05), vol. 2, pp. 1018–1021, September 2005. View at Publisher · View at Google Scholar
  17. E. Trucco and A. Verri, Introductory Techniques for 3-D Computer Vision, Prentice-Hall, Englewood Cliffs, NJ, USA, 1998.
  18. “Overview of the MPEG-4 Standard,” 2002, http://www.chiariglione.org/mpeg/standards/mpeg-4/mpeg-4.htm.
  19. “Xilinx ISE 10.1 manual,” 2007, http://www.xilinx.com.
  20. “Virtex-4 family overview,” 2007, http://www.xilinx.com/support/documentation/datasheets/ds112.pdf.