International Journal of Reconfigurable Computing / 2009 / Article / Tab 4

Research Article

Analysis and Design of a Context Adaptable SAD/MSE Architecture

Table 4

MPESA throughput (in terms of number of pixels per clock cycle).

Search pattern Number of searches TotalLatency(BufNodes) TputMPESA

Full search 16 31 107.8
Diamond search 8 30 55.35
Hexagon search 6 29 42.67
Big cross search 12 50 53.9

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.