Research Article

A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation

Figure 4

Arithmetic mean hardware accelerator.
912301.fig.004