A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation

<table>Magnitude hardware accelerator module.</table>

International Journal of Reconfigurable Computing

Figure 5: A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation 