Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2009 (2009), Article ID 923415, 11 pages
http://dx.doi.org/10.1155/2009/923415
Research Article

Experiencing a Problem-Based Learning Approach for Teaching Reconfigurable Architecture Design

1Université Européenne de Bretagne, France
2Université de Brest and CNRS, UMR 3192 Lab-STICC, ISSTB, 6 Avenue Victor Le Gorgeu, 29200 Brest, France

Received 31 December 2008; Revised 14 June 2009; Accepted 28 August 2009

Academic Editor: Peter Zipf

Copyright © 2009 Erwan Fabiani. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1999.
  2. C. Dezan, L. Lagadec, and B. Pottier, “Object oriented approach for modeling digital circuits,” in Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE '99), IEEE Computer Society, July 1999.
  3. C. Bobda, “Building up a course in reconfigurable computing,” in Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE '05), pp. 7–8, 2005.
  4. E. P. Ferlin and V. Pilla Jr., “The learning of reconfigurable computing in the computer engineering program,” in Proceedings 36th ASEE/IEEE Frontiers in Education Conference (FIE '06), San Diego, Calif, USA, October 2006. View at Publisher · View at Google Scholar
  5. E. Fabiani, C. Gouyen, and B. Pottier, “Intermediate level components for reconfigurable platforms,” in Proceedings of the International Workshops on Computer Systems: Architectures, Modeling, and Simulation (SAMOS '04), vol. 3133, pp. 59–68, Springer, Samos, Greece, July 2004.
  6. A. Kolmos, “Problem-based and project-based learning,” in University Science and Mathematics Education in Transition, pp. 261–280, 2009. View at Google Scholar
  7. A. Stojcevski and D. Fitrio, “Project based learning curriculum in microelectronics Engineering,” in Proceedings of the 4th IEEE International Conference on Parallel and Distributed Systems (ICPADS '08), pp. 773–777, IEEE Computer Society, Australia, December 2008. View at Publisher · View at Google Scholar
  8. Celoxica, “Handel-C Language Reference Manual,” 2005. View at Google Scholar
  9. P. H. Welch and D. C. Wood, “The Kent Retargetable occam Compiler,” in Proceedings of the 19th World Occam and Transputer User Group Technical Meeting on Parallel Processing Developments (WoTUG '96), B. O'Neill, Ed., pp. 143–166, March 1996.
  10. Celoxica, “Platform Developer Kit: RC10 Manual”.
  11. R. B. Porter, “Image processing,” in Reconfigurable Computing, Springer, New York, NY, USA, 2005. View at Google Scholar
  12. P. Guermeur, P. Dokladal, E. Dokladalova, and A. Manzanera, “FPGA lab sessions in a general purpose image processing course,” in Proceedings of the 2nd International Workshop on Reconfigurable Computing Education, May 2007.
  13. Celoxica, “DK Design Suite user guide,” 2005. View at Google Scholar
  14. Xilinx, “ISE 8 Software Manuals,” 2006. View at Google Scholar
  15. V. Muthukumar and D. V. Rao, “Image processing algorithms on reconfigurable architecture using HandelC,” Journal of Engineering and Applied Science, vol. 1, no. 2, pp. 103–111, 2006. View at Google Scholar
  16. D. V. Rao, S. Patil, N. A. Babu, and V. Muthukumar, “Implementation and evaluation of image processing algorithms on reconfigurable architecture using C-based hardware descriptive languages,” International Journal of Theoretical and Applied Computer Sciences, vol. 1, no. 1, pp. 9–34, 2006. View at Google Scholar
  17. C. Torres-Huitzil and M. Arias-Estrada, “FPGA-based configurable systolic architecture for window-based image processing,” EURASIP Journal on Applied Signal Processing, vol. 2005, no. 7, pp. 1024–1034, 2005. View at Publisher · View at Google Scholar
  18. D. Etiemble and L. Lacassagne, “Introducing image processing and SIMD computations with FPGA soft-cores and customized instructions,” in Proceedings of the International Workshop on Reconfigurable Computing Education, 2006.
  19. K. Benkrid, D. Crookes, and A. Benkrid, “Towards a general framework for FPGA based image processing using hardware skeletons,” Parallel Computing, vol. 28, no. 7-8, pp. 1141–1154, 2002. View at Publisher · View at Google Scholar
  20. X. Liang and J. S.-N. Jean, “Mapping of generalized template matching onto reconfigurable computers,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 3, pp. 485–498, 2003. View at Publisher · View at Google Scholar
  21. L. Lagadec, B. Pottier, and O. Villellas, “A LUT based high level synthesis framework for reconfigurable architectures,” in Domain-Specific Processors: Systems, Architectures, Modeling and Simulations, pp. 19–39, Marcel Dekker, 2003. View at Google Scholar
  22. M. Rashid, T. Goubier, and B. Pottier, “A high level generic application analysis methodology for early design space exploration,” in Proceedings of the Workshop on Design and Architectures for Signal and Image Processing (DASIP '07), November 2007.