Timing-Driven Nonuniform Depopulation-Based Clustering

Table 3

FPGA architecture parameters.

Architecture feature	Value
LUT inputs	4
CLB size	8
Inputs/CLB	18
Segment length	1
Fc	0.5
Fs	3