Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 17

Profiling results for read requests.
205852.fig.0017