A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
Figure 4
(a) Monolithic shared-bus with horizontal segments for sub-transactions; (b) shared-bus with horizontal segments and a vertical split with a switch box inserted among the vertical segments.
