Research Article

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors

Figure 7

(a) Baseline multicore architecture versus; (b) Clustered multicore architecture.
205852.fig.007a
(a)
205852.fig.007b
(b)