High-Speed FPGA 10's Complement Adders-Subtractors

Figure 16

FPGA implementation of the adder stage for a 10’s complement BCD adder-subtractor.