Research Article

Reconfigurable Hardware Implementation of a Multivariate Polynomial Interpolation Algorithm

Figure 6

Contents of systolic array and overflow FIFO for the shown sequence (a) after first pass, (b) after second pass (OF to array refeed), (c) systolic array is emptied for new OF refeed, (d) after final refeed from OF. Dotted lines illustrate the paths of data refeed.
313479.fig.006