Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2010, Article ID 454506, 11 pages
http://dx.doi.org/10.1155/2010/454506
Research Article

Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study

1Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR 72701, USA
2Department of Electrical and Computer Engineering, The George Washington University, Washington, DC 20052, USA
3Arctic Region Supercomputing Center, University of Alaska Fairbanks, Fairbanks, AK 99775, USA

Received 1 July 2009; Accepted 10 February 2010

Academic Editor: Elías Todorovich

Copyright © 2010 Miaoqing Huang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Reconfigurable Application-Specific Computing User's Guide (007-4718-007), Silicon Graphics, 2008.
  2. SRC Carte C Programming Environment v2.2 Guide (SRC-007-18), SRC Computers, 2006.
  3. Cray XD1 FPGA Development (S-6400-14), Cray, 2006.
  4. T. El-Ghazawi, E. El-Araby, M. Huang, K. Gaj, V. Kindratenko, and D. Buell, “The promise of high-performance reconfigurable computing,” Computer, vol. 41, no. 2, pp. 69–76, 2008. View at Publisher · View at Google Scholar · View at Scopus
  5. C. Torres-Huitzil and M. Arias-Estrada, “FPGA-based configurable systolic architecture for window-based image processing,” Eurasip Journal on Applied Signal Processing, vol. 2005, no. 7, pp. 1024–1034, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. J. Cho, S. Mirzaei, J. Oberg, and R. Kastner, “FPGA-Based face detection system haar classifiers,” in Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '09), pp. 103–111, Monterey, Calif, USA, February 2009. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Le Moigne, W. J. Campbell, and R. F. Cromp, “An automated parallel image registration technique based on the correlation of wavelet features,” IEEE Transactions on Geoscience and Remote Sensing, vol. 40, no. 8, pp. 1849–1864, 2002. View at Publisher · View at Google Scholar · View at Scopus
  8. O. Dandekar and R. Shekhar, “FPGA-accelerated deformable image registration for improved target-delineation during CT-guided interventions,” IEEE Transactions on Biomedical Circuits and Systems, vol. 1, no. 2, pp. 116–127, 2007. View at Publisher · View at Google Scholar · View at Scopus
  9. B. Zitová and J. Flusser, “Image registration methods: a survey,” Image and Vision Computing, vol. 21, no. 11, pp. 977–1000, 2003. View at Publisher · View at Google Scholar · View at Scopus
  10. J. Canny, “A computational approach to edge detection,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 8, no. 6, pp. 679–698, 1986. View at Google Scholar · View at Scopus
  11. M. Huang, O. Serres, T. El-Ghazawi, and G. Newby, “Implementing image registration algorithms on reconfigurable computer,” in Proceedings of the 10th Military and Aerospace Programmable Logic Devices Conference (MAPLD '08), September 2008.
  12. M. Huang, O. Serres, S. Lopez-Buedo, T. El-Ghazawi, and G. Newby, “An image processing architecture to exploit I/O bandwidth on reconfigurable computers,” in Proceedings of the 4th Southern Conference on Programmable Logic (SPL '08), pp. 257–260, San Carlos de Bariloche, Argentina, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  13. M. S. Puranik and D. C. Gharpure, “FPGA implementation of MFNN for image registration,” in Proceedings of the IEEE International Conference on Field-Programmable Technology (ICFPT '02), pp. 364–367, December 2002.
  14. S. Liu, N. Li, and W. Wang, “Efficient codesign for geology image processing,” in Proceedings of the 49th Midwest Symposium on Circuits and Systems (MWSCAS '06), vol. 1, pp. 272–275, San Juan, Puerto Rico, USA, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  15. E. El-Araby, M. Taher, T. El-Ghazawi, and J. L. Moigne, “Automatic image registration for remote sensing on reconfigurable computers,” in Proceedings of the 9th Military and Aerospace Programmable Logic Devices Conference (MAPLD '06), 2006.
  16. M. A. de Barros and M. Akil, “Low level image processing operators on FPGA: implementation examples and performance evaluation,” in Proceedings of the 12th IAPR Intarnational Conference on Pattern Recognition, vol. 3, pp. 262–267, October 1994.
  17. V. Muthukumar and D. V. Rao, “Image processing algorithms on reconfigurable architecture using HandelC,” in Proceedings of the EUROMICRO Systems on Digital System Design (DSD '04), pp. 218–226, Rennes, France, August-September 2004. View at Scopus
  18. K. T. Gribbon, D. G. Bailey, and C. T. Johnston, “Using design patterns to overcome image processing constraints on FPGAs,” in Proceedings of the 3rd IEEE International Workshop on Electronic Design, Test and Applications (DELTA '06), pp. 47–53, Kuala Lumpur, Malaysia, January 2006. View at Publisher · View at Google Scholar · View at Scopus
  19. L. G. Brown, “Survey of image registration techniques,” ACM Computing Surveys, vol. 24, no. 4, pp. 325–376, 1992. View at Publisher · View at Google Scholar · View at Scopus
  20. T. A. El-Ghazawi, P. Chalermwat, and J. L. Moigne, “Wavelet-based image registration on parallel computers,” in Proceedings of the ACM/IEEE Supercomputing Conference (SC '97), pp. 20–28, November 1997.
  21. http://www.tilera.com/.