Traversal Caches: A Framework for FPGA Acceleration of Pointer Data Structures

Figure 10

N-body kernel speedup obtained by the traversal cache framework for different amounts of datapath replication 𝑠. 𝑁=100 k, theta = 0.5.