Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 254730, 9 pages
http://dx.doi.org/10.1155/2011/254730
Research Article

A High-Throughput Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Targeting High-Definition Videos

Federal University of Pelotas (UFPel), Group of Architectures and Integrated Circuits (GACI), 96010-900, Pelotas, RS, Brazil

Received 2 June 2010; Revised 21 September 2010; Accepted 27 October 2010

Academic Editor: Gustavo Sutter

Copyright © 2011 Marcel M. Corrêa et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. I. G. Richardson, H.264 and MPEG-4 Video Compression, Wiley, New York, NY, USA, 2003.
  2. Joint Video Team (JVT) of ITU-T VCEG and ISO/IEC MPEG, “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification,” ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.
  3. G. J. Sullivan and T. Wiegand, “Rate-distortion optimization for: video compression,” IEEE Signal Processing Magazine, vol. 15, no. 6, pp. 74–90, 1998. View at Google Scholar · View at Scopus
  4. A. Sudarsanam, A. Dasu, and K. Vaithianathan, “Analysis and design of a context adaptable SAD/MSE architecture,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 789592, 21 pages, 2009. View at Publisher · View at Google Scholar
  5. JM15.1, “H.264/AVC JM Reference Software,” March 2010, http://iphome.hhi.de/suehring/tml/.
  6. G. Sullivan and J. Ohm, “Meeting Report of the First Meeting of the Joint Collaborative Team on Video Coding (JCTVC-A200),” Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11. April 2010.
  7. P. M. Kuhn, Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, Kluwer Academic Publishers, Norwell, Mass, USA, 1999.
  8. M. Corrêa, M. Schoenknecht, R. Dornelles, and L. Agostini, “A high performance hardware architecture for the H.264/AVC half-pixel interpolation unit,” in Proceedings of the 4th Southern Programmable Logic Conference (SPL '10), pp. 81–86, Ipojuca, Brazil, March 2010. View at Publisher · View at Google Scholar
  9. S. Yalcin and I. Hamzaoglu, “A high performance hardware architecture for half-pixel accurate H.264 motion estimation,” in Proceedings of the 14th International Conference on Very Large Scale Integration and System-on-Chip (VLSI-SoIC '06), pp. 63–67, October 2006. View at Publisher · View at Google Scholar
  10. S. Oktem and I. Hamzaoglu, “An efficient hardware architecture for quarter-pixel accurate H.264 motion estimation,” in Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD '07), pp. 444–447, August 2007. View at Publisher · View at Google Scholar
  11. Xilinx, “FPGA and CPLD Solutions from Xilinx, Inc,” March 2010, http://www.xilinx.com/.