High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 2

Application's state machine without assertion.