Research Article

High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Figure 8

HLL assertion instrumentation.
406857.fig.008