High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Table 4

Pipelined single-comparison assertion.

	Overhead
	Unoptimized		Optimized
Assertion data structure	Latency	Rate	Latency	Rate
Scalar variable	1	1	0	0
Array	2	1	1	0