A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback

<table>Virtex-5 FPGA Editor Screen Capture 2. The diagram clearly shows the four PR regions.</table>

International Journal of Reconfigurable Computing

fig7

Figure 7

Figure 7: A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback 

Figure 7 | A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback 