Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011 (2011), Article ID 439072, 10 pages
http://dx.doi.org/10.1155/2011/439072
Research Article

A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback

Department of Electrical and Computer Engineering, The University of New Mexico, MSC01 1100, 1 University of New Mexico, Albuquerque, NM 87131-0001, USA

Received 23 November 2010; Revised 12 April 2011; Accepted 7 June 2011

Academic Editor: Eduardo Marques

Copyright © 2011 John C. Hoffman and Marios S. Pattichis. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. L. Boland, “Formula 1 racing: the xilinx advantage,” Xcell Journal, pp. 46–49, 2003. View at Google Scholar
  2. G. A. Vera, M. Pattichis, and J. Lyke, “A dynamic dual fixedpoint arithmetic architecture for fpgas,” International Journal of Reconfigurable Computing, vol. 2011, Article ID 518602, 19 pages, 2011. View at Publisher · View at Google Scholar
  3. D. Llamocca, M. Pattichis, and G. A. Vera, “Partial reconfigurable fir filtering system using distributed arithmetic,” International Journal of Reconfigurable Computing, vol. 2010, Article ID 357978, 14 pages, 2010. View at Publisher · View at Google Scholar
  4. C. Claus, B. Zhang, W. Stechele, L. Braun, M. Hübner, and J. Becker, “A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput,” in Proceedings of the IEEE International Conference on Field Programmable Logic and Applications, (FPL 2008), pp. 535–538, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  5. P. Manet, D. Maufroid, L. Tosi et al., “An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications,” Eurasip Journal on Embedded Systems, vol. 2008, no. 1, Article ID 367860, 11 pages, 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. P. Bomel, J. Crenne, L. Ye, J.-P. Diguet, and G. Gogniat, “Ultra-fast downloading of partial bitstreams through ethernet,” Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics, vol. 5455, pp. 72–83, 2009. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Shelburne, C. Patterson, P. Athanas, M. Jones, B. Martin, and R. Fong, “MetaWire: using FPGA configuration circuitry to emulate a network-on-chip,” Institution of Engineering and Technology Computers & Digital Techniques, vol. 4, no. 3, pp. 159–169, 2010. View at Publisher · View at Google Scholar · View at Scopus
  8. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, “Run-time partial reconfiguration speed investigation and architectural design space exploration,” in Proceedings of the 19th IEEE International Conference on Field Programmable Logic and Applications, (FPL 2009), pp. 498–502, Prague, Czech Republic, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. US Federal Government, “Advanced encryption standard,” 2001, http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf. View at Google Scholar
  10. J. Williams and N. Bergmann, “Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, (ERSA 2004), pp. 163–169, Las Vegas, Nev, USA, June 2004. View at Scopus
  11. Xilinx, “Virtex-5 fpga user guide,” 1999, http://www.xilinx.com/support/documentation/user guides/ug190.pdf. View at Google Scholar
  12. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, and P. Sundararajan, “A self-reconfiguring platform,” in Proceedings of the 13th IEEE International Conference on Field Programmable Logic and Applications, (FPL 2003), Lisbon, Portugal, September 2003.
  13. C. Claus, F. H. Müller, J. Zeppenfeld, and W. Stechele, “A new framework to accelerate virtex-II Pro dynamic partial self-reconfiguration,” in Proceedings of the 21st IEEE International Parallel and Distributed Processing Symposium, (IPDPS 2007), Long Beach, Calif, USA, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. Y. Hori, A. Satoh, H. Sakane, and K. Toda, “Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems,” in Proceedings of the IEEE International Conference on Field Programmable Logic and Applications, (FPL 2008), pp. 23–28, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar · View at Scopus