A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

Figure 1

Precision variation curve for the accumulator in (4) [19, 20].