A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

<table>Power consumption for Virtex II Pro's full reconfiguration. The <i>Y</i> axis is voltage measured at the shunt resistors during the reconfiguration process according to setup shown in Figure <a href="../fig7/">7</a>. This figure is an oscilloscope screenshot.</table>

International Journal of Reconfigurable Computing

fig15

Figure 15

Figure 15: A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs 