A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

Figure 5

Dual fixed-point multiplier’s block diagram. The components that need to be reconfigured to enable a change in precision in a dynamic dual fixed-point multiplier are shown in gray.